A Multi-Paradigm C++-based Hardware Description Language

Chad D. Kersey (cdkersey@gatech.edu)

Advisor: Sudhakar Yalamanchili Acting Advisor: Hyesoon Kim Committee: Saibal Mukhodpadhyay, Tom Conte, Tushar Krishna, Rich Vuduc, Jeff Young

Introduction

• Hardware description languages

- **Generators**
- Hierarchical Design
- **Register Transfer Level**
- High-Level Synthesis
- All intended to reduce workload for ASIC and FPGA design.
- Also important target for generating, validating, and developing models for system-level simulation.

Overview: Accelerator-Rich Architectures

- Accelerators are an integral part of computer architectures.
- Modern processors incorporate a diverse array of accelerator cores.
- Each accelerator introduces a unique design challenge; these are not simply tiled designs.
- Designer productivity is crucial for achieving performance goals.

10nm Intel Ice Lake core showing significant area devoted to accelerator cores.

Accelerators pose significant design, verification, and validation task:

- Need to quickly find lower bounds on performance, upper bounds on area and TDP costs.
- High-level synthesis may be well-suited for this initial sanity check.

Using HLS leads to additional challenges:

- Can we use our HLS model as the basis for a full design?
- How do we interface our prototype with models of existing designs?
	- Implement interfaces between our HLS and our existing design?
	- Now we have a new set of interfaces to maintain!
- Best case: our tool supports both HLS and a low-level paradigm. (e.g. SystemC), but what if we want to use a different paradigm?

Overview: Conflicting HDLs

- A design may lend itself well to a third tool, e.g. Bluespec.
- But the majority of the design may already be completed using another HDL.
- With traditional HDLs we would have to add an interface layer.
	- E.g. a Verilog module produced as the output of another tool.
	- Adds one more interface to maintain/keep consistent.
- If our language includes support for generators, however, is it possible to use the generator to implement the required paradigm within the parent language?

Statement of Problem

Popular HDLs do not offer an extensible set of design paradigms and seamless integration between them. Of those that are extensible, none offer a full range of paradigms from gate-level design through HLS.

Background

A specific definition of HDL extensibility is used in the context of this dissertation:

Criteria for Extensibility

- New hardware description paradigms may be added.
- Interoperability between paradigms.
- Signal types compatible across design paradigms.

- Extensibility is the solution to the problem of interoperability.
- Generative HDLs in high-level languages (MyHDL, Chisel, CHDL) are extensible.

Background: HDL Menagerie

HDLs using many approaches have been developed:

- Traditional HLS approaches do not allow generators; poor interoperability with other paradigms.
- System C: RTL, TLM, and HLS in one; generators supported in elaboration stage; not in synthesizable dialects.
- MyHDL is an extensible Python-based HDL; best described as "SystemC in Python". Extensible because synthesis and simulation environment are the same.
- Chisel is a generative HDL, and has already been extended to support RTL (when() blocks) and GAA.

Background: HDL Menagerie

Paradigms supported by sampling of HDLs. SystemC provides all paradigm types here, but the set is fixed. $7/46$

Thesis Statement

By adopting a general-purpose language with strong support for construction of domain specific languages, such as C_{++} , as a hardware description language and building a layered set of abstractions around a core of simple primitives, we can produce interoperable designs using a diverse set of paradigms, from gate-level description to high-level synthesis.

- **a** Introduction
- **•** Background
- CHDL The core library, supporting netlist introspection.
- Harmonica Data parallel core implemented using CHDL.
- CHDL-GAA Implementation of GAA using CHDL.
- Cheetah Pipeline-oriented HDL.
- **Conclusions**

Design of CHDL¹

¹C. Kersey and S. Yalamanchili. An Introspective Approach to Architecting Hardware Using C++, OpenSuCo 2017

CHDL: Analogous Structures

CHDL is:

- Generator-based: like PamDC and Chisel.
- Structural: implements all logic as simple primitives.
- Introspective: design can be accessed and modified post-generation.

CHDL, the core library, provides:

- Data types representing nodes and vectors of signals.
- **•** Functions to instantiate basic logic operations.
- Functions to perform basic integer arithmetic on vectors of signals.
- Operator overloads for logical, bitwise, arithmetic, and comparison operations.
- API for accessing and modifying the netlist of logic primitives.
- Function for dumping the netlist of logic primitives as synthesizable Verilog.
- A set of simple optimizations.
- Technology mapping to standard cell libraries.

CHDL-STL, the template library, provides:

- Support for structured signal types.
- Extended support for numeric types including fixed and floating point real numbers.
- Type-independent generators for Bloom filters, queues, and stacks.
- A set of memory interface types and a variety of memory system component generators.
- Implementation of RTL description, including optional IF/ELSE macros.

CHDL: Flow

CHDL is a Generative HDL:

- All CHDL designs are elaborated down to simple primitives.
- The netlist of primitives is then simulated or emitted.

Use of CHDL:

- \bullet Design is created as C++ program.
- \bullet C++ program is run, building in-memory netlist.
- ³ Netlist is simulated, emitted as Verilog, or technology mapped.

Use of CHDL

Input:

```
bvec<8> x;
```

```
x = \text{Req}(x + \text{Lit} < 8 > (1));
```
Output:

- Netlist with 8 DFFs.
- CLA adder optimized to incrementer.

- CHDL provides an API for manipulating the netlist of primitives.
- Has been used to implement novel optimizations:
	- Sub-module caching.
	- Register retiming.
- **•** Also used to implement power emulation and scan chain insertion.

Scan chain insertion and addition of BIST may be performed using netlist introspection.

- CHDL provides an API for manipulating the netlist of primitives.
- Has been used to implement novel optimizations:
	- Sub-module caching.
	- Register retiming.
- **•** Also used to implement power emulation and scan chain insertion.

Scan chain insertion and addition of BIST may be performed using netlist introspection.

Register retiming, a common optimization, has been implemented using CHDL's netlist introspection:

- Allows addition of pipeline stages by adding empty pipeline stages.
- **•** Selective optimization to avoid retiming debugging signals.
- Independent of built-in CHDL optimizations.
- **•** Can selectively re-timing logic prior to scan.

Logic depth and cell count as a function of number of pipeline stages in a retimed design.

Power emulation has also been implemented using CHDL's netlist introspection:

- Uses CHDL technology mapping algorithm.
- Generates global pipelined sum tree (Wallace tree).
- \bullet Static sampling to trade accuracy/area. $16/46$

CHDL: Components

CHDL is composed of multiple component libraries:

- CHDL core library
	- Primitive logic gates, node and vector data types.
	- Logical operator overloads provided for node.
	- Arithmetic, bitwise, and comparison operator overloads provided for bvec<N>.
	- Optimization, technology mapping, netlist introspection.
- CHDL Template Library
	- Additional arithmetic types and operations.
	- Structured data types.
	- RTL register types and operations.

CHDL: Example

RTL for Alternate Up-Down Counter

```
rtl reg<node> up(Lit(1));
rtl reg<br/>bvec<7>> ctr;
IF(up) {
  IF (ctr == Lit<7>(99)) {
    up = Lit(0);
  } ENDIF;
  ctr++;
} ELSE {
  IF (ctr == Lit<7>(1)) {
    up = Lit(1);} ENDIF;
  ctr--;
} ENDIF;
```


- Say we want to count by 1 to 100 and back to 0.
- More complicated structures easier to express as RTL.
- CHDL-RTL provided as part of the CHDL template library.
- Optional macros for clarity.

In this section we have seen:

- CHDL is a generative C_{++} based HDL.
- Provides netlist introspection, used to implement:
	- Module caching
	- Retiming
	- **•** Power emulation
- Generator-based paradigm, extended to RTL in CHDL template library.

The Harmonica Core Design²

²C. Kersey, et al. Lightweight SIMT Core Designs for Intelligent 3D Stacked DRAM, MEMSYS 2017

Harmonica implements the HARP instruction sets:

- Project to produce Heterogeneous Architecture Research Prototype.
- Parameterized instruction sets e.g. $4w8/8/32/16$:
	- 4-word instruction and machine word/virtual address.
	- word-encoded instructions, not byte-encoded.
	- 8 GP and 8 predicate registers per thread.
	- 32 threads per warp and 16 total warps.
- RISC architectures supporting exceptions and hardware interrupts.
- \bullet Instructions to control thread/warp spawn.
- Instructions to handle control flow divergence.

Harmonica is entirely implemented in CHDL.

- Uses structured signal support from template library.
- RTL-like design style.
- \bullet Uses C++ template support to allow parameterization of:
	- Machine word size.
	- Register file size.
	- Number of threads/warps.
- Pipeline registers use CHDL template library buffer.

Harmonica: Core Design

- Small code base and instruction set.
- Organized as one module per major pipe stage.
- Memory system may dominate pipeline latency.

We have seen that Harmonica is:

- A SIMT RISC core.
- **•** Entirely implemented in CHDL.
- A parameterized architecture enabling design space exploration.
- Enabled by CHDL's core and template library features.

Guarded Atomic Actions for CHDL³

³Planned Submission to DAC 2020

Guarded Atomic Actions:

- GAA allows modules to interact by invoking *methods* instead of asserting a valid signal and waiting for a ready signal.
- Enables code reuse while maintaining atomicity; method can be invoked from multiple places in requesting module simultaneously.
- Eliminates need for custom arbiter/scheduler implementation for ready/valid signals (\sim 100 lines per module for fair scheduler for arbitrary number of requesters).
- This implementation can be combined with RTL or CHDL generators.

Guarded Atomic Actions

Guarded atomic actions:

GAA sits between Cheetah and the CHDL core and template libraries in terms of level of abstraction.

- Groups of assignments and method invocations organized into rules.
- Rule firing also protected by guard predicates.
- Atomicity guaranteed; a rule must fire eventually if its predicate is satisfied.
- Fairness determined by particulars of implementation.
	- CHDL implementation implements a fair scheduler.

Guarded Atomic Actions

- Many GAA features mapped to $C++/CHDL$ features by convention.
- Special templated register type; similar to CHDL-RTL.
- Interoperable; gaareg<T> holds CHDL signals.
- Rules may be generated algorithmically.
- Explicit gaa generate() function.

Guarded Atomic Actions

- One value method, Get().
- **•** Three action methods:
	- \bullet Set()
	- \bullet Inc()
	- Clear()
- No explicit guard predicates.

```
struct counter {
  void Set(bvec<8> val) {
    Action().
       Assign(ctr, val);
  }
  void Inc() {
    Action().
       \text{Assign}(\text{ctr}, \text{ctr} + \text{Lit} < 8 > (1));
  }
  bvec<8> Get() { return ctr; }
  void Clear() { Set(Lit<8>(0)); }
  gaareg<bvec<8> > ctr;
};
```


- Examples have short line counts.
	- Rely on CHDL data type/operator implementations.
	- Ready/valid and register write conflict avoidance automated.
	- Fair arbitration between requesters with no additional code.
	- Use of GAA eliminates \sim 100 lines per module.
- Generic; GCD can be done on integers or polynomials in $GF(2^p)$.

Scheduling in GAA:

- Atomicity provided by eliminating simultaneous writes.
- If conflicting rules fire on same cycle, one must be chosen.
- Static priority scheme is a reasonable option; designer may enforce fairness.
- Scheduling in CHDL-GAA:
	- Atomicity and fairness both enforced.
	- Two algorithms available:
		- Both rotate priorities and provide for fairness.
		- Dynamic scheduling algorithm selects all runnable rules.
		- Static scheduling algorithm selects runnable rule sets, chosen by graph coloring.

Guarded Atomic Actions: Scheduling

Static scheduling algorithm:

- Construct graph:
	- Rules as nodes.
	- Edges for conflicts.
- Color graph.
- **•** Generate scheduler.
	- Max one color per cycle.
	- Choose based on priority.
	- Rotate priorities for fairness.

Properties of static scheduling:

- Rules are statically assigned to sets.
- **•** Firable set chosen based on priority.
- **•** Trades area vs dynamic scheduler for performance.
- Performance suffers as % of rules firing decreases.

Guarded Atomic Actions: Scheduling

Static scheduling algorithm:

- Construct graph:
	- Rules as nodes.
	- Edges for conflicts.
- Color graph.
- **•** Generate scheduler.
	- Max one color per cycle.
	- Choose based on priority.
	- Rotate priorities for fairness.

Properties of static scheduling:

- Rules are statically assigned to sets.
- **•** Firable set chosen based on priority.
- **•** Trades area vs dynamic scheduler for performance.
- Performance suffers as % of rules firing decreases.

Guarded Atomic Actions: Scheduling

Dynamic scheduler:

- Matrix of rules and registers.
- Writes propagated in priority order.
- Priority 0 row rotated.
- Trades area and complexity for performance in certain cases.
- \bullet Highest-priority rule on cycle t is lowest-priority on next cycle.
- Relies on optimizations to produce a high-performance hardware implementation:
	- If no rules write the same register, scheduler should be optimized away.
	- If rules are mutually exclusive, scheduler should be optimized away.
- GAA can be implemented as a combination of generators and new template classes on top of CHDL.
- Steps have to be taken to ensure atomicity and fairness. CHDL-GAA provides two options:
	- Static scheduler; graph coloring based approach.
	- Dynamic scheduler; schedules rules individually.
- GAA enables re-use of code by automating ready/valid signal interfaces.

Cheetah: A Pipeline-Oriented HDL⁴

⁴Planned Submission to DAC 2020

In pipelined designs:

- Signals may have different names as they propagate through.
	- Harmonica spends 56 lines describing inter-stage interfaces.
	- These must be manually updated each time a signal is added.
	- Stages must pass signals they do not use.
- Stage inputs may require arbiters and multiplexers.
- Stall signals may require custom handling.
- Buffers, if added, must be interfaced as well.

Productivity can be realized by automating pipelined designs in the same way that GAA automates interfaces.

Cheetah

Cheetah is a pipeline-oriented HDL:

- Generates pipelines from algorithmic description.
- Basic block in input treated as a pipeline stage.
- Many threads may be active at a time; one per pipeline stage.
- Special signal type plvar<T> for pipeline-carried values.
- Relies on CHDL's generator and DSL support.

Cheetah: Example

Pipelined multiply with FIFO (ready/valid) interface.

- FIFO input to pipeline interface.
- Pipeline stages can be labeled or anonymous.

```
PlStall()
  returns stall
  signal.
```

```
typedef fp32_t word_t;
const int N = sz<word t>::value;
plvar<word t> a, b, p;
PlLabel("start"); {
  word t in a, in b;
  node in ready = |PlStall();
  OUTPUT(in ready);
  Flatten(in a) = Input<N>("in a");
  Flatten(in b) = Input<N>("in b");
  a.set(in a);b.set(in b);PlSpawn(Input("in_valid"));
}
```
Cheetah: Example

Pipelined multiply with FIFO (ready/valid) interface.

- **•** Additional anonymous stages for retiming.
- **•** Final stage interfaces FIFO output to pipeline.

```
const int EX_STG = 10;
PlLabel("mul");
  p.set(a.get() * b.get());
for (int i = 0; i < EX STG; ++i)
  PlStage();
PlLabel("finish"); {
  bvec<N> out p = Flatten(p.get());
  node out valid = PlValid();
  OUTPUT(out_p);
  OUTPUT(out valid);
  PlStall(Input("out ready"));
}
```
Pipelined multiply example:

- Uses CHDL-STL for arithmetic functions.
- Most lines devoted to interface.
- Relies on register retiming for performance.
- Pipeline registers automatically inserted.
- Additional buffers may be added with Buffer().
- Simplified diagram excluding stall signals.

Cheetah: Liveness Analysis

Liveness analysis ensures pipeline registers only generated as necessary.

- Liveness analysis is used for pipeline register/buffer construction.
- Performed at bit granularity. Only live bits are included in pipeline registers.
- All signals in a successor block's live-in will be provided by a predecessor's live-out.
- Note: Inner loop is prioritized to avoid deadlock.

37 / 46

Cheetah: Liveness Analysis

Liveness analysis ensures pipeline registers only generated as necessary.

- Liveness analysis is used for pipeline register/buffer construction.
- Performed at bit granularity. Only live bits are included in pipeline registers.
- All signals in a successor block's live-in will be provided by a predecessor's live-out.
- Note: Inner loop is prioritized to avoid deadlock.

37 / 46

The multiply example contains no cycles, fan-in, or fan-out; a typical design, e.g. Harmonica, does.

- Multiply example contains no conditional branches, cycles.
- Consider design of Harmonica core:
	- Dispatch to multiple functional units.
	- Cycle of warps through system.
- Cheetah automates stalling, steers signals with multiplexers.

Cheetah

The multiply example contains no cycles, fan-in, or fan-out; a typical design, e.g. Harmonica, does.

- Multiply example contains no conditional branches, cycles.
- Consider design of Harmonica core:
	- Dispatch to multiple functional units.
	- Cycle of warps through system.
- Cheetah automates stalling, steers signals with multiplexers.

Cheetah: Mandelbrot Set

Mandelbrot Set

- Mathematical curiosity with surprisingly complex structure.
- **•** Simple iterative definition. Set of complex numbers c for which $z_0 = 0$, $z_{i+1} = z_i^2 + c$ does not diverge.
- Divergence proven if $|z_i|\geq 2$ Most implementations iteration-limited.

- Mandelbrot set provides example with control flow.
- Each point takes multiple trips through pipeline.
- Pixels are emitted as absolute value exceeds 2 or iteration count exceeded. (i.e. chaotically)

Cheetah: Mandelbrot Set

- Templated complex type cpx<T>.
- Fixed or floating point, uses CHDL-STL numeric types.
- Multiple iterations may be performed per trip through pipeline. Parameter selects number of iterations.
- Number of iterations and stages per iteration can be set as parameters.
- Spawn loop passes integers to pipeline that computes c.
- Could dispatch to available iteration unit. Matters less for high iteration limits.

- Line counts similar to C implementations.
- Complementary to GAA; GAA automates interfaces, Cheetah automates pipelining.
- Instruction set processor example has 10 instruction types; only supports real number (fixed or float) arithmetic.
- A high-level paradigm may be implemented as a DSL in a generative HDL.
- If we treat pipeline stages as analogous to basic blocks, we can use liveness analysis to insert pipeline registers.
- We can still precisely control the hardware implementation in a high-level paradigm like a pipeline-oriented HDL.
- This is effective both for fixed-function hardware and instruction set processors.

Concluding Remarks

Future Directions

- CHDL is extensible to the point that high-level algorithmic description can be elaborated into gates, but these still don't look the same as C_{++} implementations of the same algorithms.
- "Homoiconic" languages (e.g. Lisp) could support user-transparent HLS; this could be brought to C_{++} too with a compile-time parsing step.
- A serial complement to Cheetah in which each basic block becomes a clock cycle in a state machine is also in development.
- Combining this with Cheetah could allow explorations of design spaces including both pipelined and multicycle implementations of various pieces.

A wide range of work has been done feeding in to this program of research:

- QSim generic simulation interface and QEMU-based front-end.
- HARP assembly language toolchain and benchmark suite.
- CHDL core implementations including Iqyax (MIPS1-compatible) and Harmonica.
- CHDL/SST integration to the point that multiple Iqyax cores could run with a shared, coherent cache.
- Prototype CHDL/SystemC (simulator) integration.
- CHDL-GAA and Cheetah layers for CHDL.

Most Relevant Publications

A Universal Parallel Front-End for Execution Driven Microarchitecture Simulation

Harl D. Kerse Ursag U. Narsey
Georgia Institute of
Atlanta: GA 20202 colvansey@catech.edu Arun Rodrigues
Sanda National Laboratories
Albuquerque, NM 87185 atodri@sandia.org

ABSTRACT

Perceive drive microsoftherrex simulates tend to do. mercation deven memorialecture summature base to de-
sole is large portion of their source code to a front-end that
certimas instruction art level functional simulation: moriding the decoded instruction stream to a hack-end that perform the
interaction and definition. In this open- we introduce the convert
current incarnation of QSim, a universal front-end for convertion driven multicore micro conce anno autocor meroscuscoure annunce. Apas
alapis the popular and portale QSMT full-points cum.
later to a thread safe, instruction set neutral APL receits; samedified oppleasts bisonics in a lightly modified Linear
constitue concess ONto has been about to constitute four operating system. QSim has been shown to support at least
112 envalued hardware throads, each running in a separate
bast throad.

Categories and Subject Descriptors

B.8.2 [Preformance and Rollshills): Performance Analysis and Desire Able

Concept Terms Performance, Measurement.

Keywords

simulation simulator front-ends employees

I INTRODUCTION

Now Many in computer soldierings are universally ex-
placed takes simulation before they are insides
are to hardsures along massesses over any second time of building
sures . The high cost and long turn-accound time of building
sumplete prototypes to bot new ideas in architecture problick fall-scale prototyping of incremental improvements. The benefits of quick feedback and rannopuble cost make tate observes a traducated part of the suspense continues?
toolbox. Further, processe design has increasingly relief toolbox. Turkler, processer design has increasingly relief Recent CPU designs [18, 17] rely on multiblecaded,

 $\mathcal{B}(321)$ Associates for Computing Maximary, $\mathcal{A}(34)$ actions
that symphony constitutes of the United States permutation of the United States
 μ and State of the United States permutation. As weak, the United Stat

Such sizer Valumenchill uchasar raiaman
Georgia Institute of
Richrology
Atlanta: GA 30332 sudha@ece.gatech.edu multicore designs to expose TLP, and simulature have to be oble able to be the state through son to term simulate these gines of process we must run an taste anno or processes.
Modern simulation are typically designed in two parts; a
/vest-cod provides a high-lifelity implementation of the in-/rost-cod provides a high-fidelity implementation of the in-
struction set, mouring currect execution of the purst appli-
cution, and a ford-and provides timing models and records

canno, and a teacher and possible stategy persions of the source
data. The front-red is typically a large persion of the source
colo of suicosarchitectural simulature, but represents was
that offers does not have to be rep white. The functional smokeline component in concution
driven simulations is typically an emulator like Simics [12]
 $10\vert$ or QEMU [3, 20], but can also be a native executable at a cross-room of the party of the D.L. LE-
intrinsical same provided by the D.L. LE-
Of the features provided by these current solutions for building simulation features
is, it was devided that those

- . Supporting the creation of both execution-driven and transportation of analysis are
- \bullet Allowing the construction of multithreaded simulators simulating multitle
readed CPUs.
- . Providing on API that simplifies both writing new
- back-rads and modifying the front-rod.
- Allowing the simulation of both operating system and ABORING THE HE
- \bullet Exposing instruction,
level information and control of execution to the back-end.

These traits may be available to varying degree in the one-off frost-ends developed for the simulators listed above. but to the surface frame
fields, now has provided all of them in a single position of the
 α single polarize of the uniform of the train that is the contribution of the
space. The QSm project, introduced in [19], provid

ends and be used by other feast-oads as well. This has strongly been demonstrated with a trace reader that expans the same API as the QS
in rank and as for the $Q\bar{S}$ as reading the same API as the point
 \bar{S} ering programs, and an intensitive delungers. Just as com-
pilot infrastructures have managed complexity by lowering programs through a series of intermediate representations to each generation, the QSim AIT is intended to be a similar large term of full construction of full construction of the construction of the construction of the co

C. Kersey, A. Rodrigues, and S. Yalamanchili

A Universal Parallel Front-end for Execution Driven Microarchitecture Simulation, RAPIDO 2012

- Instruction set independent, ergo universal, API for architectural modeling.
- **•** Provides interface between instruction set and timing simulation.
- Front-end used for high-level Harmonica simulator.

An Introspective Approach to Architecting Hardware using C++

Chad D. Kersen School of Electrical and Computer Engineering Georgia Institute of Technology collection threatening colm.

ABSTRACT

With the end of Demand scaling and the hestinging of the was the man or termine scaling and test regioning or the chinets to look beyond the addition of homogeneous contefor performance. Modern high-performance orchitectures suite betersements, combining accelerators, GPU, and CPU one interpretent community atoms away on a case of the will require a range of techniques for expressing new architerrors, including HVI desert sprayerly. We have one the Instants, including HDL-based approaches. The have need the
sumepence of an occupation of open-source EDA tools and along with them modern hardware description languages that replace the verbore syntax of VHDL and Verbog with structend, parameterizable acacedury operating an attractional Engine with this chilosophy we have leads

Require with this photosphy, we neve importantly a
C+1-based bardware design environment called CHDL that
possible the expressivity reported from numbers HDLs while preceding a unified interface for hardware development and echitectural evaluation from the gate level to the chip level. CHDL is implemented as an open-source C++ library providing facilities for the same Civic replication to generate. exhibit indecessation. The ability for commutes could be used. selkal interspection, the ability for generator code to read.
and modify the sethst it generates. Here we describe the design of our library and forms on several instance enabled
by inclusion of settlet intraspection acceleration of genera-
tion and optimization through netlist caching, acceleration of microechitostary simulation through main, lead simulation meroscentreme simulation through mattered simulation.
and the ability to incorporate user-defined optimizations in
hardware designs. For the sechitect, this leads to the ability resure onegos, ror the security, this issue to the anity
evaluate designs at a lost level within the context of exist ing C++-hazed frameworks without calling out to a series of

ACM Barkerone Ferrant:
Chal D. Keeny and Sublaker Yalamanduli, 2027. An Interspective Approach to Architecting Hardware using C++. In Proceedings tor expressions to estimate the process using C+++, in Processings
of Historica on Open Scores Supersons (OpenSure), ACM,
New York, SV, USA, Attids 4, 20 pages.
https://doi.org/E6.171/12214

 $\mathfrak{gl}(n)$ assume that the basis copies of all or part of this work
and the contribution of the state of the contribution of the state of
the state of the state of the state of the state of the state of the
state of the Pernfisco, 2923, Democ, Colorado
() 9987 Association for Compating Machinez
(CM 1958) 123-856-1945/05/08/08, .. 815.00
(Sec.1163 sec.118 875-178 a

Suffision Valencediff School of Electrical and Computer Engineering Georgia Institute of Technology

smilka@conastach.edu 1. INTRODUCTION

Architectures must improve in order for the performance anding we have seen in compating to continue at their historic rates. The end of places CMOS brought with it the end of Denned scaling, leading to the rise of dark silicon, and the end of Moore's law entirely looms on the horizon. In order to continue achieving performance in the data silican era. It
is continue achieving performance in the data silican era, it hadring techniques amenable to the rapid prototyping or
accelerators are therefore vital to the advancement of social betwee research, including the adaptant of techniques for
landware description, both for designs intended to run on
FFGA-based accelerators and for designs for new accelerator about.

arcon.
A number of highly-exprosive hardware description has A DEEDST of nighty-expression functioner, built on top of
groups, with spen-source implementations, built on top of
general parpose programming languages kase recently up. peaced, spurred on at least partially by the desire among harbour designers for succinct routinal representations of approach to hardway of prices and the most in the strengths of the development design ground to the strengths of CHILL, our C++-hand hardware development library, takes
advantage of the strengths of C++ to provide an environment not only mill-suited to expressing digital hype, but also well saind to oppressing fact algorithms that operate on digital high performing optimization, mapping to implementation
torbiodory, and other transformations. CREA, receides a scancegy, and other transcenations. Units, provides a unified set of interfaces to virtually every layer of the design unters set or mechanics to variously every taper or the couple
flow, from instantisting precessor, eache, and router modules
for the constitute of systems on edge down to the generation of
individual antes in CHDL's intern is not mecanico in CEDL for the same program to general a design, produce simulation results, and output a standard all action. This vertically integrated design coupled with and the property of the come Catalogue that measured at doign in CHDL can also read and modify the in-memory implementation of its logic and internet with its state at simulation time. In the remainder of this paper, we introduce the CHDL hardware description library and show that:

a Walte terminates are become to be denoted a proper of performance, design quality, and online exhancing and present manufacturer

solivance modules.
• By making netihit introportion a part of the CHDL API, we allow these software modules to be impleshoulded bandware dealers

C. Kersey and S. Yalamanchili

An Introspective Approach to Architecting Hardware Using C_{++} , OpenSuCo 2017

- Introduced the concept of netlist introspection.
- Serves as document of CHDL in general as well.

Lightweight SIMT Core Designs for Intelligent 3D Stacked DRAM

Chad D. Kersey Georgia Institute of Technology Georgia Institute of Technology School of ECE ederses üpstech.ols.

Hypoon Kin College of Computing hypoca-five gatech edu

suika0ece.gatech.edu 1 INTRODUCTION

an expense pass example

In this work we reward an unabasis of the Hamosoko stresse. In this work we present an analysis of the Harmonica stream
multiprocessor, a light-weight, parameterized, open-muze
single-instruction-multiple-thread (SIMT) core designed for
integration within 3D-stacked DRAM. We evalua integration writin ouverseem univers. We evaluate the range ter space in the rule of a yeah limit accelerator, appropriator ter space in the rost of a vasta-sevel accession, augmentage
a design sissilise to the Mirror. Hybrid Mossary Cube into an
amor of containt acordented DRAM channels. In this rule. with a small SRAM cache. Harmonica copys are capable of provides the requisite small footprint, energy efficiency, latency tolerance, and handwidth demand to perfects well. The instruction set and microschitecture of Harmonics are both while the SIMT model and a simple design that house a single warp per cycle, simplifying the register like design compared to high-performance GPUs, and providing parameters for attributes from the number of warps and threads per warpto the autorer of general purpose regaters per travast. For
our suits of analytics-oriented benchmarks, Barmonics cores
conservative on the celer of 300mW of coneer maintains a doconsuming on the order of 2008/w of power manipulars
must for an ascenge of 22GR/s of bondwidth while takes
the latency meanst in a DRAM-hased memory crotess.

CCS CONCEPTS

ABRED ACT.

. Computer restors organization -- Single instruction, multiple data:

PEYROPDE

SIMT, non-memory emporting, 3D DRAM, accelerator ar-

ACM Reference former

ACM Reference formula

Chad D. Konso, Khalisko Nakonsofull, 2017

Lightwight SBIT One Dougus for Intelligent 1D Stadod DRAM

In Presentance of 2017 International Apoproism on Alemany Species, Alexandria, VA, Gender 03-85 (997) (MAMSYS'17). 11 pagos.
Mtau (Cholere)

Promines
in to make slightly as local region of part or all of this work for percent
(α characters are in general without for percent
states that a simulation region are not make or distributed for peak
in α commer logysights for third-party components of this societ control into the state of the series of the series of the
WERPLY 12, October 40:40 AVV, Advancedor, V4
(2002) Copyright link by the swamp outlook).
CDIT Copyright link b

The computing industry is in the midst of a confinement of according and application trends due to which the cost
coorstion time, and energy requirements of applications are occurson tans, and energy requirements of approximate are
being dominated by the memory system. With the end of temp committed by the memory system, with the end of Denned scaling, the power per societ was remain require
flat and therefore sustaining performance scaling will require
continuing improvements in energy officiency. In certain HPC applications the cost of data provenent is already exceeding the cost of computation [14]. Further, the growth of signal places of computation [14]. Further, the growth of signal ou cach de leading to reduced memory handwidth per con-
barber chollenging perdermance scaling. These trends have in domains such as machine learning, image proceeding, graph molytics, and query processing characterised by poor temporal and spatial locality, lew operation density, leveplate
control flow, and knogalist memory access patterns. As a work, we see increased stresse on memory handwickly our rour, we see mercased stroom on memory onnewsern and
latency with negative effects on performance. Consequently, we are in sering a re-energy-series of the word for wayton new we see in seeing a re-emergence of the nord me moving pre-
orsoker to memory to reduce dots movement overage, mitigate
the instant of noor locality, and increme memory headquick

The competition industry is in the public of a configuration

Sudaker Yalamanchili

Georgia Institute of Technology

School of ECE

silable to computations.
While research in the 1990s addressed the idea of plac was removed in memory (FDI), the continued weduction of Moreo Law and related architectural advances and market forces of the day precisited the need for such architectures. Father, the integration of logic in a DRAM process sented its own challenges. However, with the slowing down of Macov's Lux, the energence of 3D parlinging provides a vehicle for integrating logic-optimized and DRAM-optimized doe thereby providing a means to sustain performance and
ing by pushing back the memory bandwidth and power walls. Bourse, placement of compute accelerators in manager is response processes or compute accessingers in memory is
subject to distinct constraints and tradently between power,
verifications in and area. Our mail in the desire and tradentes. testimates, and area one pass in the senige and representational to the contract to the function of the contract of the senight of t

In this paper we define a family of lightweight single inexecution multiple through (SDIT) and
absorption of the angle of the state of the state of the state of the Beterogeneous Architecture Besearch Prototype (HARP) the Heterogeneous Architecture Bowards Prototype (HARP).
The HARP infrastructure delines a family of instruction set architectures parameterized by aspects such as the word size, the masker of general purpose and predicate registers. and the size and member of syndiconously executed threat

C. Kersey, H. Kim, and S. Yalamanchili

Lightweight SIMT Core Designs for Intelligent 3D Stacked DRAM, MEMSYS 2017

- Analyzed Harmonica in role of near-memory accelerator.
- Area, power modeling performed using CHDL.

We have seen that:

- HDL-based design does not offer many opportunities for open-ended multi-paradigm design without duplicated design or maintenance effort.
- CHDL provides:
	- A generator-based $C++$ HDL that is extensible.
	- Support for a variety of novel features by allowing netlist introspection, including scan chain insertion.
	- Extended features that include RTL support, GAA, and pipeline-oriented high-level synthesis via Cheetah.
- This thesis contributes specific examples of accelerator and processor designs built using CHDL (Harmonica and Iqyax) and proposes tools and approaches to automate the development of complex designs.

Bonus Slides!

MyHDL is an extensible Python-based HDL:

- Best described as "SystemC in Python".
	- **Especially considering SystemC is Verilog in** C_{++} **.**
- Because it is Python, better support for, e.g., reflection.
- Academic work (Jaic et al. 2015) brought support for structured signals.
- May dump fully-elaborated design as synthesizable VHDL or Verilog.
- No support for HLS; may emit behavioral code.
- Good support for domain specific languages although none implemented yet.

Module caching improves the performance of the elaboration and optimization phases. Module caching is a technique which:

- Stores cached, optimized netlists of submodules to disk.
- Improves performance on subsequent runs.

- Logic/SRAM area in FreePDK15
- Covers a wide range of values depending on lane/reg/warp count.
- Note SRAM area dominates for large thread counts.

- 32-lane version saturates available bandwidth on some benchmarks.
- At an area of approx. 1 sq. mm per core.
- Bandwidth utilization is cache-dependent.

Some considerations are taken by Cheetah to ensure the pipeline does not deadlock or generate cyclic combinational logic:

- Stall signals are propagated back along trees; this means that the internal stall signal and the stall signal being presented to an upstream block may be produced by different logic.
- Priority may be set for any edge in the pipeline graph.
- Inner loops are given higher priority by default.

Cheetah was designed with instruction set based accelerators in mind:

- Mis-speculations, forwarding results, etc. can be broadcast using non-plval CHDL signals.
- May be used for full designs or individual functional units and combined with other paradigms.
- Dissertation includes floating point processor example with simple branch prediction.